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Logic Family Power dissipation (μW) 
RTL without op-amp [4] 8.30 
MTL without op-amp 3.00 
RTL with op-amp [4] 19.70 
MTL with op-amp 16.61 
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Abstract—Brain inspired circuits can provide an alternative solution to 
implement computing architectures taking advantage of fault tolerance 
and generalisation ability of logic gates. In this brief, we advance over 
the memristive threshold circuit configuration consisting of memristive 
averaging circuit in combination with operational amplifier and/or CMOS 
inverters in application to realizing complex computing circuits. The 
developed memristive threshold logic gates are used for designing FFT 
and multiplication circuits useful for modern microprocessors. Overall, 
the  proposed threshold logic  outperforms previous memristive-CMOS 
logic cells on every aspect, however, indicate a lower chip area, lower 
THD, and controllable leakage power, but a higher power dissipation 
with respect to CMOS logic. 
 
Index Terms—Threshold logic, memristors, digital circuits, digital 
integrated circuits, programmable circuits 
 
 
I.  IN T RO D U C T I O N 
There has been several attempts to functionally and electrically 
mimic  the  neuron  activity  and  its  networks  [1].  However, major 
challenge that deters the progress in VLSI implementations of brain 
like logic gates is the scalability of the networks and its practical 
limitations in  solving large variable boolean logic problems. The 
possibility to mimic the brain like circuits and logic networks is 
a topic of intense debate. One possibility is to apply the threshold 
 
 
 
Fig. 1: Memristive threshold logic cell 
 
 
voltage averaging circuit and an output threshold circuit. In contrast 
to our previous work on resistive threshold logic [4], the proposed 
cell has the input potential divider circuit modified by removing the 
pull-down resistor to form an input voltage averaging circuit and 
the threshold circuit modified with the combined use of operational 
amplifier and CMOS inverter. In particular, by removing the pull- 
down resistor from [4], an important improvement over lower power 
dissipation is achieved in cell as shown in the Table I. 
In the presented work, the threshold unit consisting of a combi- 
nation of an op-amp [5] and a CMOS inverter that allows for fault 
tolerance in terms of logical output signal stability. The generalization 
of the cell to work as different logic gates is achieved with the ability 
of the cell to utilize a wider range of threshold value. 
 
TABLE  I:  CO M PA R I N G  PR E V I O U S  CI R C U I T  [4] W I T H  P R E S E N T 
PRO P O S E D  CI R C U I T  B Y  IM P L E M E N T I N G  A  2-I N P U T  NOR LO G I C 
GAT E . 
logic  gates  in  designing  conventional  computational  blocks,  while    
other option is to develop a completely trainable architecture that 
does not strictly bind itself to conventional computing topologies. In 
this brief, we restrict the notion of the brain mimicking to develop a 
generalised memristive threshold logic cell in application to designing 
conventional computing blocks. Nonetheless, this topic is one of the 
forefront challenges in development of on-chip brain computing, and 
would require us to investigate not just new circuit design logic, but 
also new devices and systems. 
Threshold logic is the primary logic of human brain that inspires 
from the neuronal firing and training mechanisms. The progress in 
threshold logic circuits [2] are often limited to implementation of 
logic gates with few number of input variables, this leads to limited 
progress  being  made  in  the  development  of  practical  computing 
circuit topologies. 
Memristor like switching devices [3] unlike many other electronic 
devices has an interesting appeal in on-chip brain computing, as it 
offers switching state through its bi-level resistance values. Further 
these resistors are mapped to the binary memory space and offer the 
advantage of low on-chip area and low leakage currents. We explore 
this aspect of memristor, and extend over our previous work [4] in 
designing FFT computing useful for signal processing applications, 
and vedic additions and multiplications for efficient ALU design. 
The resulting circuits can be used in combination with conventional 
CMOS circuits to develop threshold logic processor designs. 
 
II.  CO M P U T I N G CI R C U I T S W I T H TH R E S H O L D LO G I C 
The memristive threshold logic (MTL) cell shown in Fig. 1 is 
the basic cell which consists of two parts; a memristor based input 
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For an N  input cell, the resistance circuit part consist of N  mem- 
ristors having equal memristance values, M1   = M2   = ...MN = M . 
The output voltage VA  for N input voltages VI  can be represented as 
I =1 V )/N . Table II shows truth table for two input NAND 
and NOR gates. V1  and V2  are the input voltage that can take values 
of VL  (voltage low) or VH  (voltage high). For practical purposes, the 
boundary conditions are avoided, and in general for any N inputs, 
if VREF    is in between ((N  − 1)VH  + VL )/N  and VH   we obtain 
NAND logic and if it is in between VL  and (VL  + (N − 1)VH )/N 
we obtain NOR logic. The combined effect of VREF   at operational 
amplifier and VT H  of the inverter provides a stable threshold logic 
unit, where VT H is the threshold voltage of the inverter. 
The operational amplifier ensures a wider range of threshold value 
limiting the role of inverter as a means to ensure stable binary states. 
The impact of having operational amplifier in the output of the cell is 
shown in Fig. 2a, while Fig. 2b captures the variations of the output 
voltage for different values of VREF . The advantages of using op- 
amp in order to fix the threshold of the circuit can be clearly observed. 
from the Fig. 2. Only for the gates that having inputs higher than 2 
input require the use an op-amp in the circuit. In addition to this It 
has been observed during simulation that, without using an op-amp 
in the circuit and a +/-15% variability in channel lengths does not 
have any effect on the output of NAND logic, while minor variations 
in NOR logic. On the contrary, we observed no variation in outputs 
even with +/-15% variability in channel lengths when op-amps are 
incorporated. The reason for this is because the amplification in the 
voltage range made by the op-amp increases the voltage range to +/- 
1. This offers broader selection range of CMOS inverters thresholds 
ensuring that the threshold values lie inside this range even if the 
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Fig. 2: Relation between output of the memristive divider and output 
of the inverter of the proposed cell. (a) shows the effect of op-amp 
on the output of the cell, and (b) shows the variation in output of the 
cell for different values of VREF . 
 
 
 
(a) NAND (b) NOR 
 
Fig. 3: The graphs illustrate the effect of change in the technology 
length on the output of MTL logic family without op-amp. 
 
 
technology length are changed. Additionally change in the speed of 
the transistors will reflect in the delay introduced by inverter, i.e., 
slow-slow (0.89ns), fast-fast (0.23ns), slow-fast (0.50ns), fast-slow 
(0.52ns) tested with an input pulse with speed of 10ns. The delay is 
high for the slow-slow condition and less in-case of fast-fast. 
 
 
(a) (b) 
 
Fig.  5:  Operating  range  of  two  input  (a)  NOR  cell  (b)  NAND 
memristive threshold logic cell with VREF   = 0.5V . 
 
 
TSMC (Taiwan Semiconductor Manufacturing Company) technology 
to reflect the practical applicability in standard silicon technologies. 
The SPICE (Simulation Program with Integrated Circuit Emphasis) 
models take into account the extracted parasitics from CMOS layout, 
so as to ensure the accuracy for practical realisation. Memristor model 
has a non-ideal behaviour and take into account the boundary effects. 
In practise, the memristor and CMOS layers can be separated into 
different layers [6], [7]. Memristors can be fabricated directly above 
the CMOS circuits by making them as a part of the interconnect. 
A  2D  array  of  vias  provides  electrical  connectivity  between  the 
CMOS and the memristor layers. Since the variability between the 
memristors  are  practically  limited  and  there  is  a  large  threshold 
range for VREF   for achieving desired logical functionality, the errors 
resulting from memristance tolerance can be ignored. 
 
TABLE  II:  TRU T H  TA B L E  F O R  T H E  ME M R I S T I V E  TH R E S H O L D 
LO G I C CE L L 
 
V1 V2 VA NOR 
1 NAND 2 
Fig. 3 shows the effect of change in technology length on the 
output of MTL logic gates. While checking the effect of other process 
variations, temperature and chain of logic gates, it is observed that 
the power dissipation has a linear change in accordance with the 
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temperature change and has no effect by the chain of logic gates. 
In case of delay, change in temperature doesn’t have any significant 
effect but the chain of logic gates will increase the delay linearly with 
an increase of d1  in each level, where d1  is the delay of a single cell. 
For this study, inverter configuration of the proposed cell is used and 
a chain of 6 inverters are checked in order to get the effect of chain 
of logic gates. The results are shown in the Fig. 4. 
Throughout this paper, we use the non-ideal resistive switching 
model of memristor reported in [4] for our study with an area of 10nm 
× 10nm and resistances in the range of [10−6 Ω, 10−12 Ω], while 
CMOS circuits uses 0.25 μm (both in the MTL and CMOS logics) 
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Fig. 4: The graphs show the effects of (a) changes in temperature, 
and (b) delay introduced by chain of logic gates on power dissipation 
and delay. 
1 N input NOR threshold: VL <VREF   < 
(N −1)VL +VH 
N 
2 N input NAND threshold: 
(N −1)VH +VL <VREF <VH 
 
Fig. 5 shows the operating range for NOR and NAND logic for 
two input cell where VH   = 1V and VL   = 0V. It is observed that 
the gate provides robust functional performance even when there is 
an input signal variability of 20%. Figure 6a shows the input and 
output signal waveform of a two input NOR cell. Figure 6b shows 
the circuit diagrams of OR, AND and XOR functions implemented 
using the proposed NOR logic cell, where the VREF    = VL  + δ 
with δ representing the incremental threshold value required for the 
functional implementation of threshold logic cell. As the number of 
input increases the voltage range in which a threshold can be fixed 
will get narrow. Hence for each number of inputs the threshold value 
VREF   have to be fixed separately. In order to avoid this problem a 
VREF  value close to VL  and VH  for NOR and NAND configuration 
should be selected. VL + δ is a voltage value that is close to VL  and 
less than ((N − 1)VL + VH )/N . This will give the freedom of using 
the cell without changing VREF   for increased number of inputs. 
Total harmonic distortion (THD) of the NOR and NAND cells are 
calculated using test inputs whose signal frequency changes from 
20Hz to 20MHz. The comparison of the THD results with other 
logic families is shown in Fig. 7a. It is observed that the memristive 
threshold logic has better immunity to THDs when compared to other 
logic families. This implies an improved accuracy and simplicity of 
circuit design for timing sensitive digital circuit applications. 
3  
 
 
 
 
i=0 
− 
 
 
 
 
 
 
 
 
 
 
 
(a) 
 
 
 
 
 
 
 
 
 
(b) 
compare the technologies based on the layout in a quantified manner. 
For example, the on-chip area for a 2 input proposed NOR cell in 
ElectricVLSI resulted in an area of 95 μm2   for MTL gate, while 
for CMOS gate this was 125 μm2 , when using 0.25μm technology. 
Because the physical design of the cells would require additional 
optimisation for the area, through out this paper, we use only aspect 
ratios of the devices to make the comparison between the circuits 
from different logic families. 
Other memristive-CMOS threshold logic gates:  There do not 
exist FFT or multiplier based circuit implementations with memristive 
Fig.  6:  (a)  Input  and  output  signal  waveforms of  the  two  input 
proposed cell with op-amp in NOR logic (b) Circuit diagrams of 
the logic gates using proposed cell - (i) OR gate (ii) AND gate (iii) 
XOR gate. 
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Fig. 7: (a) Total harmonic distortion (b) Noise spectral density, of A - 
MTL NAND, B - MTL NOR, C - CMOS NAND, D - CMOS NOR, 
E - PSEUDO NAND, F - PSEUDO NOR, G - DYNAMIC CMOS 
NAND, and H - DYNAMIC CMOS NOR 
 
 
Fig. 7b shows that the noise spectral density of the MTL logic 
is  better  than  the  other  two  technologies. From  THD  and  noise 
comparison we can conclude that the proposed MTL logic family 
has more immunity to noise and harmonic distortion. 
Table III shows the example comparison of the memristive thresh- 
old logic for NOR logic gate with CMOS logic family for area, 
power dissipation, energy and leakage power. It can be seen that 
even for low number of inputs the area and leakage power is lower 
than CMOS, while the power dissipation and energy is higher due 
to the use of CMOS and operational amplifier circuits for threshold 
design. It may be noted RTL and MTL enable the possibility of 
large number of inputs as demonstrated in [4] and can reduce the 
area requirements and leakage power significantly for implementing 
digital logic circuits. 
 
TABLE III: CO M PA R I S O N O F AR E A , POW E R DI S S I PAT I O N , LE A K - 
AG E  POW E R  A N D  EN E R G Y  O F  T H E  2-I N P U T  CE L L  W I T H  OT H E R 
LO G I C FA M I L I E S I N NOR CO N FI G U R AT I O N . 
threshold logic circuits that can be fairly compared with the example 
circuits reported in this paper. However, there do exists memristor- 
CMOS based threshold logic cells that are close counterparts to the 
proposed cell, that could be used to implement similar computing 
circuits. For example, RTLG [8] and EEMTL [9] uses reconfigurable 
architectures that can be used to develop circuits for digital logic 
problems by changing the memristance of the memristor, and requires 
additional programming circuits leading to larger area requirements 
and higher power dissipation than the proposed cell. RTLG uses two 
op-amps in a single cell, one for programmable part and another 
for thresholding part. In addition, the programming require pulse 
generation units based on FPGA and DSP processor, and related 
interfacing circuits. On the other hand, for EEMTL, in-order to 
implement a N input cell requires N memristors and (2×N+8) 
transistors, while in the proposed cell this is N memristors and 12 
transistors (maximum). In the proposed cell, the number of transistors 
will not increase as per the number of inputs, and is one of the 
advantage over  other  threshold logic  cells  such  as  EEMTL. The 
comparison between proposed method, RTLG and EEMTL based on 
the number of transistors required to implement different logic gates 
is given in the Table IV. However, since these cell technologies are 
not mature yet for large scale implementations, a fair comparison for 
larger circuits build with threshold logic is done only with established 
technologies such as CMOS. 
 
TABLE  IV:  CO M PA R I S O N   O F   TR A N S I S TO R   CO U N T   BE T W E E N 
RTLG, EEMTL A N D MTL LO G I C S 
 
Boolean Function RTLG a,b EEMTL MTLa 
NOR / NAND (N input) 24 2×N+8 10 
OR / AND (N input) 24 2×N+8 12 
a  For the fairness in comparison op-amp used in all logics have same number of transistors. 
b  Number of transistors projected is for implementing a bi-level hard threshold function. This number 
can significantly increase based on the complexity of the threshold function used. 
 
The use of the proposed memristive logic circuits in designing 
conventional logic circuit is demonstrated using two examples. The 
first example reports the design of a FFT circuit using memristive 
threshold  logic,  while  the  second  example  reports  the  design  of 
a multiplier circuit. Both these circuit configurations are useful in 
processors for computing purposes. 
Logic   Fam- Area Power Leakage Energya Memristive Threshold FFT circuit:  FFT/IFFT is widely used 
ily (μm2 ) dissipation(W)a  Power (W) (J) in digital signal processing for various filter implementations. The 
  j2πnk
 
CMOS 9.4 28.6p 16.32p 28.6z basic equation of 4-point DFT is X (k) = 
P3
 x(n)e 4 , k = 
MTL   (with- 
out op-amp) 
MTL    (with 
op-amp) 
4.55 3.00μ 14.30p 0.30p 
 
31.30 19.70μ 80.96p 1.09p 
0, 1, 2, 3. Using this equation, we can represent the signal flow graph 
[10] of 4-point DFT as shown in Fig. 8a. Implementation of the FFT 
processor [11] can be done as shown in Fig. 8b where all the inputs to 
a 
The values for MTL with op-amp are obtained at a maximum speed of 10MHz and for MTL (without op-amp) & 
the circuit are 8 bits long. Having a closer look at the exponential term 
  j2πnk
 
CMOS logics the values are obtained at a max speed of 1GHz. of a 4-point DFT i.e. e 
−
 4 = ±1 or ±j, the multiplications with 
 
The area given in Table III and mentioned in other tables are based 
on the device length and width without consideration to wires and 
interconnects. Since, the physcial layout area can vary significantly 
based on the optimal layout configurations, it will be difficult to 
±1 and ±j are trivial, and no multipliers are needed to implement 
them. Each FFT unit have 4 inputs and one corresponding FFT output. 
Inputs are given to the FFT units as shown in Fig. 8a. The inputs 
which are to be subtracted are complemented and added. From Fig. 
8a, it can be seen that the real part and the imaginary part of the 
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TABLE  V:  CO M PA R I S O N  O F  AR E A ,  POW E R  DI S S I PAT I O N  A N D 
LE A K AG E POW E R O F T H E PRO P O S E D FFT CI R C U I T W I T H CMOS 
LO G I C 
 
Logic Family Area(μm2 ) Power dissipation(W) Leakage 
Power(W) 
CMOS 75942.8 11.941n 6.218n 
MTL a 42632.4 16.156m  13.46n 
a Higher input gates implemented using circuits with Op-amp 
 
(a) (b) (c) 
 
Fig. 8: (a) Signal flow graph of a 4-point DFT processor (b) Block 
diagram of a 4 point DFT processor (c) Block diagram of FFT units 
used in the DFT processor 
 
 
 
(a) (b) 
 
Fig. 9: (a) 8th  bit of the 4 inputs to a FFT unit and (b) shows the 
output sum, carry and Cout  of the 8
th  bit. 
 
 
first output in 4-point FFT requires only addition operation. Hence 
the inputs to the first 2 FFT units in Fig. 8b are not complimented. 
These FFT units are implemented using 3 Carry-Lookahead Adders 
(CLA) as shown in Fig. 8c. 
Other than the first 2 FFT units, rest of the six FFT units have 2 
additions and 2 subtractions. Inputs to be added are given to the first 
CLA whereas the inputs that are to be subtracted are complimented 
and then added using the second CLA. In order to obtain the 2’s 
compliment, 1 is to be added to the LSBs of inverted inputs. For this 
we utilize the C0  pin of the carry look ahead adders and a logic high is 
applied to the C0  pin of both the 8-bit CLA. This operation equates to 
adding one twice. Now, the outputs of these CLAs are added using the 
third CLA whose output result in the required transform. The Carry- 
Lookahead adders are implemented using the proposed memristive 
threshold logic circuits. 
Signal waveform of the 8th   bit from the 4  inputs to the FFT 
circuit are shown in Fig. 9a, while Fig. 9b shows the least significant 
bit of the resulting output signals. Table V shows the quantitative 
performance comparison of the memristive logic and CMOS logic 
FFT implementations. It is observed that the proposed logic shows 
reduced area requirement, however, has higher power dissipation. The 
proposed logic has zero leakage power in its memristor components 
and the leakage power is entirely contributed by the op-amps. Clearly, 
the leakage power can be reduced by the designing a low power and 
low leakage op-amp circuit. 
In-order to show the effect on the higher point FFTs, we have 
implemented a 8-point FFT using vedic multipliers and CLAs with 
MTL and did the performance comparison with CMOS technology. 
The results are shown in the Table VI. From the table it can be seen 
that the advantage of the MTL is its lower on-chip area. The size of 
the circuit would sufficiently relate to the scalability and performance 
issue of FFT circuit implementation. 
TABLE VI:  PE R F O R M A N C E  CO M PA R I S O N  O F  8-P O I N T  FFT 
IM P L E M E N T E D U S I N G MTL A N D CMOS TE C H N O L O G I E S 
Logic Family Area(mm2 ) Power dissipation(W) 
CMOS 0.4155 0.356μ 
MTL a 0.224 79.12m 
a Higher input gates implemented using circuits with Op-amp 
 
 
Memristive Threshold Vedic Multiplier:  Vedic multiplier is a 
multiplier architecture that uses vedic mathematic [12] method for 
its multiplication algorithm. Among the sixteen methods presented 
in the Vedic Mathematics, due to the parallelism in the mode of 
operation, we are using Urdhva Thirayakbhyam (vertical and cross- 
wise method) [13] method for our multiplier architecture. In this 
technique, all the partial products can be found in parallel and the 
entire multiplication can be completed by using additional two or 
three levels of adders. 
Based on this algorithm, the architectural block diagram and the 
working principle for a 2bit multiplier is shown in Fig. 10a. Figure 
11a shows the equivalent circuit of a 2 bit vedic multiplier algorithm 
implemented using memristive threshold logic and Fig. 11b shows 
the waveform of the corresponding circuit, where A0  A1  and B0   B1 
are the 2 bit inputs and S0   S1   S2   and S3   are the four bits of the 
result. In this algorithm, the 2 bit multiplier is the basic multiplier 
unit that can be used for making the higher bit multipliers. 
In order to implement an N bit memristive threshold vedic 
multiplier as shown in Fig. 10b, we need four N/2  bit multipliers, 
two N  bit CLAs, one N/2 bit CLA and a half adder, where N  must 
be in the power of 2. As shown in Fig. 10b, by using four 2 bit 
multipliers, we can implement 4 bit multiplier. Similarly, by using 
four 4 bit multiplier, we can implement 8 bit multiplier and will 
continue the same procedure for any higher bits. 
Suppose, the task is to implement a 8 bit multiplication then it 
would need four 4 bit multiplier, two 8 bit CLAs, one 4 bit CLA and 
one half adder. First, the 8 bits of both multiplicand and multiplier is 
 
 
 
 
 
 
 
(a) (b) 
 
Fig. 10: (a) Architecture block diagram for a 2 bit vedic multiplier is 
shown in (i), while (ii) explains the working principle for each stage 
of the architecture (b) Block diagram for an N bit multiplier 
5  
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(b) 
 
Fig. 11: 2 bit memristive threshold vedic multiplier (a) circuit (b) 
input and output waveform of the circuit, where A0 A1 and B0 B1 
are the 2 bit inputs and S0 S1 S2 and S3 are the four bits of the 
output 
 
 
divided into two 4 bit numbers. Let A and B be two eight bit numbers, 
where we divide A as (AH  , AL ) and B as (BH , BL ). Similar to the 
steps that we followed in implementing 2 bit multiplier as explained 
in Fig. 10a, we multiply this four 4 bit numbers (AH , AL , BH  and 
BL ). The partial products are AL  x BL , AH  x BL , AL  xBH  and 
AH x BH . Since these are independent operations they are processed 
in parallel. While doing the multiplication, each of this 4 bit numbers 
(AH , AL , BH  and BL ) will again divide into two 2 bit numbers, 
that is AL as ALH  and ALL , and proceed the 4 bit multiplication as 
explained in case of 8 bit (AL  x BL → ALL  x BLL , ALL  x BLH , 
ALH  x BLL , ALH  x BLH ). The basic multiplication unit is a 2 bit 
multiplier as shown in Fig. 11a. 
Table VII shows the comparison of 2 bit and 8 bit vedic multiplier 
using memristive threshold logic and CMOS logic for area, power 
dissipation and leakage power. From the table it is clear that the 
proposed MTL architecture has a clear advantage over the existing 
CMOS technology. As an initial step to achieve small area on-chip 
brain computing, this realization is a promising result for the future 
developments in the field of cognitive computing circuits. For the 2 
bit multiplier, all the cells are of two inputs and we implement the 
circuit with cells without op-amp as shown in Fig. 10a. The op-amp is 
not required in this case as large variation in threshold is not required 
to implement the threshold logic. For multiplier with higher number 
of bits, cells with op-amp are used to ensure tolerance to larger 
range of threshold values. This will increase the power dissipation as 
indicated in Table VII. Like the FFT circuit, we expect to overcome 
this drawback by designing low power op-amps in the circuit. 
 
 
III.  CO N C L U S I O N 
 
In this brief, we reported an improved memristance-CMOS thresh- 
old logic cell having lower power dissipation and smaller on-chip area 
footprint. In comparison with CMOS logic the proposed MTL cell 
implementation have lower area requirements and higher power dis- 
sipation, and in comparison with other memristive-CMOS threshold 
 
 
TABLE VII: CO M PA R I S O N O F OV E R A L L AR E A , POW E R DI S S I PA - 
T I O N A N D LE A K AG E POW E R O F PRO P O S E D MU LT I P L I E R CI R C U I T 
W I T H CMOS LO G I C 
 
Multiplier Logic Family Area(μm2 ) Power dissipa- 
tion(W) 
Leakage 
Power(W) 
2 bit multiplier CMOS 169.67 0.247n 0.115n 
 MTL
a 50.05 1.09μ 0.173nb 
8 bit multiplier CMOS 21093.54 26.97n 15.13n 
 MTL
a 9628.55 3.01m 32.19nc 
a  2 bit multipliers implemented without using op-amp, all higher input gates implemented 
with op-amp. 
b  Memristor effectively have no leakage power, the given value is that contributed by the 
CMOS inverter 
c  This value is entirely contributed from the threshold unit (op-amp and CMOS inverter) 
 
 
logic gates the proposed cell indicate lower area requirements and 
lower power dissipation. Further, this brief, reports the successful 
application of  the MTL cells in  the examples of  FFT and vedic 
multiplication computing circuits. The MTL cell show robustness 
to process variability in temperature, memristances and technology 
lengths  indicating  the  fault  tolerance  ability  of  brain  like  logic 
circuits. The generalisation ability of the cell, i.e. a single cell 
structure with multiple functionality is again a characteristic of the 
proposed logic. The  power dissipation and  leakage power of  the 
proposed logic is contributed by the op-amp part of the circuit, and 
can be improved in future by the developing low power high-speed 
op-amps. However, the design and optimisation of the op-amp that 
can handle a wide range of threshold with high speed and low power 
dissipation is left as an open problem for future work. 
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